2
Log in
Sign up
Download
Prompt
Diagram showing Verilog code on one side and a gate-level netlist (logic gates connected) on the other Redraw
Infos
Get it on a shirt
Pro