Diagram comparing Verilog code with gate-level netlist of logic gates

Diagram comparing Verilog code with gate-level netlist of logic gates

Prompt

Diagram showing Verilog code on one side and a gate-level netlist (logic gates connected) on the other